X-Git-Url: http://git.lttng.org./?a=blobdiff_plain;f=ltt%2Fbranches%2Fpoly%2Fdoc%2Fdeveloper%2Flttng-lttv-compatibility.html;h=f5a26bc5e07c4411be3f7ba3cc98d8f904d0d4b3;hb=301ad7de1ceb59330c3dcb9d01e6049bec9d99f9;hp=e834008cd5b7e144f36282124bcfaf0a441e3633;hpb=c2b3c5cdefa7032b761773e0911ed7b45a5c9e02;p=lttv.git diff --git a/ltt/branches/poly/doc/developer/lttng-lttv-compatibility.html b/ltt/branches/poly/doc/developer/lttng-lttv-compatibility.html index e834008c..f5a26bc5 100644 --- a/ltt/branches/poly/doc/developer/lttng-lttv-compatibility.html +++ b/ltt/branches/poly/doc/developer/lttng-lttv-compatibility.html @@ -6,37 +6,53 @@ Quick list of compatible LTTV and LTTng versions :



- - +
+ - - - - - - - - - + + + + + + + + + + + + + + + + + + + + + + + - -
LTTV
-
LTTng
-
LTT Control
-
LTTng modules
-
LTTng userspace tracer
-
Genevent
-
Trace Major.Minor
-
Kernels-architectures
-
Comments
-
LTTV
+
LTTng
+
LTT Control
+
LTTng modules
+
LTTng userspace tracer
+
Genevent
+
Trace Major.Minor
+
Kernels-architectures
+
Comments
+
LTTV
+
LTTng
+
LTT Control
+
LTTng modules
+
LTTng userspace tracer
+
Genevent
+
Trace Major.Minor
+
Kernels-architectures
+
Comments
+
- - - - + + + + + + + + + + + + + + + + + + + + + + +
0.6.9
@@ -1450,10 +1466,114 @@ LTTng 0.6.0 with markers and probes.
+0.8.61
+0.8.62
+
+0.6.2
+
+0.26
+
+obsolete
+
+0.20
+
+0.29
+
+0.7
+
+2.6.18 (git)
+2.6.18 (tarball)
+
+2.6.18 kernel.
+
+
+0.8.61
+0.8.62
+0.8.63
+0.8.64
+0.8.65
+0.8.66
+0.8.67
+0.8.68
+0.8.69
+0.8.70
+
+0.6.3
+0.6.4
+0.6.5
+0.6.6
+0.6.7
+0.6.8
+0.6.9
+0.6.10
+0.6.11
+0.6.13
+0.6.14
+0.6.15
+0.6.16
+0.6.17
+0.6.18
+0.6.19
+0.6.20
+0.6.21
+0.6.22
+0.6.23
+0.6.24
+0.6.25
+
+0.27
+0.28
+0.29
+
+obsolete
+
+0.20
+0.21
+
+0.29
+0.30
+
+0.7
+
+2.6.18 (git)
+2.6.18 (tarball)
+
+Locking, hardirq and softirq instrumentation.
+Coding style fixes.
+Round to count order for subbuffer size and number of subbuffers.
+Fix ltt-statedump with unnamed irq chips.
+LTTng 0.6.18 fixes an important bug in LTT statedump (semaphore on the +stack).
+LTTng 0.6.23 implements optimisez per-cpu atomic operations for non shared +variables. It provides cheap NMI protection.
+
+
-