projects
/
lttv.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
update version
[lttv.git]
/
markers-test
/
test-mark-speed-empty.c
diff --git
a/markers-test/test-mark-speed-empty.c
b/markers-test/test-mark-speed-empty.c
index a247cacb497c1be7e8368b239f0cf6f6e4cf959a..e9ea607b85e09cde3c38517d3752e59a2e404d5a 100644
(file)
--- a/
markers-test/test-mark-speed-empty.c
+++ b/
markers-test/test-mark-speed-empty.c
@@
-12,6
+12,7
@@
static void pmc_flush_cache(void)
{
static void pmc_flush_cache(void)
{
+ register int i;
/* write back and invalidate cache (a serializing instruction) */
__asm__ __volatile__ ( "wbinvd" : : : "memory" );
/* write back and invalidate cache (a serializing instruction) */
__asm__ __volatile__ ( "wbinvd" : : : "memory" );
@@
-26,7
+27,9
@@
static void pmc_flush_cache(void)
* Does wbinvd also cause the TLB to be flushed?
* A comment in mtrr.c suggests that it does.
*/
* Does wbinvd also cause the TLB to be flushed?
* A comment in mtrr.c suggests that it does.
*/
- { register int i; for (i = 0; i < 512*1024; i++) { } }
+ for (i = 0; i < 512*1024; i++) {
+ cpu_relax();
+ }
}
}
@@
-72,14
+75,12
@@
static void noinline test2(const struct marker *mdata,
//asm volatile ("");
struct proc_dir_entry *pentry = NULL;
//asm volatile ("");
struct proc_dir_entry *pentry = NULL;
-char temp0[8192];
-int temp[8192] __cacheline_aligned;
-char temp5[8192];
-
static inline void test(unsigned long arg, unsigned long arg2)
{
static inline void test(unsigned long arg, unsigned long arg2)
{
+ volatile int temp[5];
#ifdef CACHEFLUSH
#ifdef CACHEFLUSH
- pmc_flush_cache();
+ clflush(¤t->pid);
+ //pmc_flush_cache();
#endif
temp[2] = (temp[0] + 60) << 10;
temp[3] = (temp[2] + 60) << 10;
#endif
temp[2] = (temp[0] + 60) << 10;
temp[3] = (temp[2] + 60) << 10;
@@
-100,8
+101,8
@@
static int my_open(struct inode *inode, struct file *file)
local_irq_save(flags);
#ifdef CACHEFLUSH
local_irq_save(flags);
#ifdef CACHEFLUSH
-
pmc_flush_cache();
/* initial write back, without cycle count */
-
msleep(20);
/* wait for L2 flush */
+
//pmc_flush_cache();
/* initial write back, without cycle count */
+
//msleep(20);
/* wait for L2 flush */
#endif
rdtsc_barrier();
cycles1 = get_cycles();
#endif
rdtsc_barrier();
cycles1 = get_cycles();
This page took
0.023018 seconds
and
4
git commands to generate.