Commit | Line | Data |
---|---|---|
ec4e58a3 MD |
1 | #ifndef _URCU_ARCH_PPC_H |
2 | #define _URCU_ARCH_PPC_H | |
121a5d44 | 3 | |
6d0ce021 | 4 | /* |
af02d47e | 5 | * arch_ppc.h: trivial definitions for the powerpc architecture. |
6d0ce021 | 6 | * |
af02d47e MD |
7 | * Copyright (c) 2009 Paul E. McKenney, IBM Corporation. |
8 | * Copyright (c) 2009 Mathieu Desnoyers <mathieu.desnoyers@polymtl.ca> | |
6d0ce021 | 9 | * |
af02d47e MD |
10 | * This library is free software; you can redistribute it and/or |
11 | * modify it under the terms of the GNU Lesser General Public | |
12 | * License as published by the Free Software Foundation; either | |
13 | * version 2.1 of the License, or (at your option) any later version. | |
14 | * | |
15 | * This library is distributed in the hope that it will be useful, | |
6d0ce021 | 16 | * but WITHOUT ANY WARRANTY; without even the implied warranty of |
af02d47e MD |
17 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU |
18 | * Lesser General Public License for more details. | |
6d0ce021 | 19 | * |
af02d47e MD |
20 | * You should have received a copy of the GNU Lesser General Public |
21 | * License along with this library; if not, write to the Free Software | |
22 | * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA | |
6d0ce021 PM |
23 | */ |
24 | ||
ec4e58a3 | 25 | #include <urcu/compiler.h> |
c96a3726 | 26 | #include <urcu/config.h> |
121a5d44 | 27 | |
36bc70a8 MD |
28 | #ifdef __cplusplus |
29 | extern "C" { | |
30 | #endif | |
31 | ||
b4e52e3e MD |
32 | /* Include size of POWER5+ L3 cache lines: 256 bytes */ |
33 | #define CACHE_LINE_SIZE 256 | |
34 | ||
af02d47e | 35 | #ifndef BITS_PER_LONG |
41e6b690 | 36 | #define BITS_PER_LONG (__SIZEOF_LONG__ * 8) |
af02d47e MD |
37 | #endif |
38 | ||
6d0ce021 | 39 | #define mb() asm volatile("sync":::"memory") |
6d0ce021 | 40 | |
ebb22fff MD |
41 | /* |
42 | * Serialize core instruction execution. Also acts as a compiler barrier. | |
43 | */ | |
e4d1eb09 | 44 | #define sync_core() asm volatile("isync" : : : "memory") |
ebb22fff | 45 | |
af02d47e MD |
46 | #define mftbl() \ |
47 | ({ \ | |
48 | unsigned long rval; \ | |
49 | asm volatile("mftbl %0" : "=r" (rval)); \ | |
50 | rval; \ | |
51 | }) | |
52 | ||
53 | #define mftbu() \ | |
54 | ({ \ | |
55 | unsigned long rval; \ | |
56 | asm volatile("mftbu %0" : "=r" (rval)); \ | |
57 | rval; \ | |
58 | }) | |
6d0ce021 PM |
59 | |
60 | typedef unsigned long long cycles_t; | |
61 | ||
62 | static inline cycles_t get_cycles (void) | |
63 | { | |
af02d47e | 64 | long h, l; |
6d0ce021 PM |
65 | |
66 | for (;;) { | |
67 | h = mftbu(); | |
af02d47e | 68 | barrier(); |
6d0ce021 | 69 | l = mftbl(); |
af02d47e | 70 | barrier(); |
6d0ce021 | 71 | if (mftbu() == h) |
af02d47e | 72 | return (((cycles_t) h) << 32) + l; |
6d0ce021 PM |
73 | } |
74 | } | |
121a5d44 | 75 | |
36bc70a8 MD |
76 | #ifdef __cplusplus |
77 | } | |
78 | #endif | |
79 | ||
e4d1eb09 PB |
80 | #include <urcu/arch_generic.h> |
81 | ||
ec4e58a3 | 82 | #endif /* _URCU_ARCH_PPC_H */ |